SALES AND SUPPORT

To order or to obtain information, e.g., on pricing or delivery, please use the listed part numbers, and refer to the factory or the listed sales offices.

alternate pinouts (in SN peckage onty) (in Tape and Reel) (in Tape and Reel) (in Tape and Reel) 256 bit CMOS Serial EEPROM 1K CMOS Serial EEPROM 1K CMOS Serial EEPROM with Plastic DIP Plastic SOIC (150 mil Body) Plastic SOIC (207 mil Body) 0°C to +70°C -40°C to +85°C -40°C to +125°C 93C46 93C46 93C06/46T 93C46XT 35 S Blank Temperature Range: 93C06/45 -1 /P PART NUMBERS

МісвосніР

93C26/66

2K/4K 5V CMOS Serial EEPROM

 ORG pin selectable memory organization Low power CMOS technology FEATURES

- 256 x 8 or 128 x 16 bit organization (93C56) 512 x 8 or 256 x 16 bit organization (93C66)
 - Single 5 volts only operation Max clock at 2 MHz
- Self-timed ERASE and WRITE cycles Automatic ERASE before WRITE
- Power on/off data protection circultry Industry standard 3-wire serial VO
- Device status signal during ERASE/WRITE cycles Sequential READ function
 - 1,000,000 ERASE/WRITE cycles (typical) Data retention > 40 years
 - B-pin PDIP/SOIC packages
 (SOIC in JEDEC and EIAJ standards)
 - Available for extended temperature range. 40'C to +85'C - Commercial: 0°C to + 70°C

. 1 ms byte write time

BLOCK DIAGRAM

mended that all other applications use Microchip's

93LC5693LC66.

device ideal for low-power non-volatile memory applica-tions. The 93C56/66 are available in the standard 8-pin This device offers fast (1 ms) byte write and extended (40°C to 125°C) temperature operation. It is recom-


DIP and 8-pin surface mount SOIC package.

configuration. Advanced CMOS technology makes this


The Microchip Technology Inc. 93C56/66 family of Se rial EEPROMs are configurable to either x16 or x8 organization. The ORG pin is used to select the desired

DESCRIPTION

5



PIN CONFIGURATION





© 1994 Microchip Technology Inc.

O1994 Microchip Technology Inc.

5-174

DS11179A-page 8

DS11180A-page

ELECTRICAL CHARACTERISTICS

Maximum Ratings*

Ambient temp. with power applied 65°C to +125°C Soldering temperature of leads (10 seconds) . +300°C All inputs and outputs w.r.t. Vss -0.6V to Vcc +1.0V ESD protection on all pins.. Storage temperature

..... 3 kV "Webbic: Streams at these those than the stream mategin may clause an extract and manage in may clause the stream mategin may be stream may be stream may copy and functional instruction of the decear of the ordinary conference and the stream of the strea

Memory Array Organization Connect to Vss or Vcc Power Supply +5V

Serial Data Output

Ground

Tamb = 0°C to +70°C VCC = +5V (±10%) Tamb = 40°C to +85°C VCC = +5V (±10%) Tamb = 40°C to +125°C VCC = +5V (±10%)

Ö.5.Ö

(Note 2) Automotive

Symbol

Commercial Industrial

DC AND AC ELECTRICAL

CHARACTERISTICS

Conditions

캶

> >

Vcc+1 4.5 9.0 9. 9 9

> 2.0 6.3 2.4

> > 불 Š 2

> > > High level output voltage Low level output voltage

High level input voltage Low level input voltage

Vcc detector threshold

2,3

Ē ž ₹

PIN FUNCTION TABLE Function

Serial Data Clock Serial Data Input

INSTRUCTION SET FOR 93C56

Req. CLK Cycles = Ξ 24 12 27 High-Z (RDY/BSY) (RDY/BSY) (RDY/BSY) (RDY/BSY) D15 - D0 Data Out High-Z D15 - D0 D15-D0 Data in P I ORG = 1 (x 16 organization) X A6 A5 A4 A3 A2 A1 A0 X A6 A5 A4 A3 A2 A1 A0 0 1 X X X X X x x x x x x o o X A6 A5 A4 A3 A2 A1 A0 1 1 X X X X X X 1 0 X X X X X Address 8 유 8 8 5 8 SB Instruction ERASE ERAL EWEN WRAL READ

EWOS

				l	\°	2	9	×	1 8	ORG = 0 (x 8 organization)	tion)			
Instruction	SB	Opcode		1	Ţ	ĮŽ	Address		1		Deta In	Deta Out	Req. CLK Cycles	
1		Ş	 >	1	4	}	{	5	{	Y A7 A5 A5 A4 A3 A2 A1 A0		D7 - D0	8	
HEAD DWGN	-	2 8	4-	-	×	×	×	I2	l^	×	'	High-Z	12	
CDACE	Ŀ	=	×	\\$	18	X A7 A6 A5 A4 A3 A2 A1	3	5	2	8	1	(RDY/BSY)	12	
CPAI	ŀ	8	-	-	×	×	×	×	lÇ	×	ı	(RDY/BSY)	12	
WRITE	-	5	×	ŀ₹	8	8	3	2	Ŋ	X A7 A6 A5 A4 A3 A2 A1 A0	D7 - D0	(RDY/BSY)	જ	
WBAI	-	8	0	l٠	×	×	×	×	Ĺ	×	07 - 00	(RDY/BSY)	8	
FWDS	-	8	0	ŀ°	×	×	×	×	Ĺ	×	1	Z-ugiH	12	
						Ì	١	١	١					

....

5

INSTRUCTION SET FOR 93C86	SNO	ET FOR SE	980	1			
			ORG = 1 (x 16 organization)	organ	zation)		
Instruction	SB	Opcode	Address		Date in	Data Out	Req. CLK Cycles
9		٤	A7 A8 A5 A4 A3 A2 A1 A0	8	1	D15 - D0	22
7000	-	2 8	× × × × ×	×	-1.	High-Z	#
COACE		3 =	A7 A6 A5 A4 A3 A2 A1 A0	9	1	(RDY/BSY)	11
EHASE	- -	2	XXXXXX	×		(RDY/BSY)	11
FRAL	<u>-</u>	3 2	47 46 45 44 43 A2 A1 A0	9	D15-D0	(RDY/BSY)	12
WRAILE	-	8	X X X X X X	×	D15 - D0	(RDY/BSY)	12
-	1		> >	,		Hioh-Z	=

CS = 0V; Vcc = 5.5V; x 16 org CS = 0V; Vcc = 5.5V; x 6 org

E/W Cycles

100,000

Į

ĭ

ž

2 8 ā 2 S

ž ž

FOX ള Tcss E SE

Clock frequency

Endurance

Clock high time Clock low time

Relative to CLK Relative to CLK

> I 1 ı

8 0

Chip select setup time Chip select hold time Data input setup time

Relative to CLK Relative to CLK

윧 ş S S S Ë Ë

8 8

ğ Tois

Chip select low time Data input hold time CL = 100 pF CL = 100 pF CL = 100 pF

8 8 8

8 ı ı

₫ 2 TSV ₹ 2

Fax = 2 MHz; $V\infty = 5.5V$ VINVOUT = 0V; Note 1

Ě

loc write

Operating current (all modes)

Standby current

8

5 ð 8 8 ١ ŀ ı ı

뇹 ¥

VINVOUT = 0V; Note 1

ď

Vour = 0V to Vcc

VIN = 0V to Voc

¥ ₹.

10H = 400 µA lot = 2.1 mA

>

>

Í I ı Į ١ ı Į 1

2

Output leakage current Input leakage current

Output capacitance

Input capacitance

	-		۱	۱	١	l	ļ	ļ	l	ľ				;	
EWDS	-	8	× × × × × 0 0	•	×	×	×	×	×	×۱	╛		High-Z	-	
					I		ı	l	Ì	1	1				
					0	ā	9	×	8	į	İzat	ORG = 0 (x 8 organization)			
Instruction	SB	Opcode	L	1	1	1	Address					Data in	Darta Out	Req. CLK Cycles	
1	-	٤	\$		∦ \$	48 A7 A6 A5 A4 A3 A2 A1 A0	3	2	8	1	ş	ı	D7 - D0	80	
	-	2 8	Ŀ	-	×	× × × × ×	×	×	×	×	×	ŀ	High-Z	12	_
COACC	-	3 =	1	1	18	AB A7 A6 A5 A4 A3 A2 A1 A0	3	2	2	¥	8	,	(RDY/BSY)	12	
1000	1	٤	-	0	×	×××××	×	١×	×	×	×	i	(RDY/BSY)	12	
WOTE	-	3 8	8	1	8	AB A7 A6 A5 A4 A3 A2 A1 A0	1	2	8	1	8	04-70	(RDY/BSY)	82	
WRAI	-	8	0	۱-	×	×	×	×	×	×	×	D7 - D0	(RDY/BSY)	જ	
FWDS	-	8	0	0	×	×	×	×	×	×	×	١	High-Z	12	_
									ı						

Note 1: This parameter is tested at Tamb = 25°C and FOLK = 1 MHz. It is periodically sampled and not 100% tested. Note 2: For operation above 85°C, endumos is raised at 10,000 EFASEWRITE cycles.

5-177

DS11180A-page 3

O 1994 Microchip Technology Inc.

ERAL & WRAL mode

۳s

(x 16 organization)

(x 8 organization)

-15 c,

(auto ERASE and WRITE)

Program cycle time

Status valid time

Data output disable time

Data output delay time

2

FUNCTIONAL DESCRIPTION

is selected. When it is connected to ground, the (x8) organization is selected. If the ORG pin is left uncon-The 93C56/66 family can be organized x16 or x8. When the ORG pin is connected to Vcc, the (x16) organization nected, then an internal pullup device will select the indicates that programming is still in progress, while DO high indicates the device is ready. The DO will enter the (x15) organization. Instructions, addresses and write data are clocked into the DI pin on the rising edge of the clock (CLK). The DO pin is normally held in a high-Z state except when reading data from the device, or when checking the ready/busy status during a programming operation. The ready/busy status can be verified during an Erase/Write operation by polling the DO pin; DO low high-Z state on the falling edge of the CLK.

START Condition

The START bit is detected by the device if CS and DI are both HIGH with respect to the positive edge of CLK for the first time Before a START condition is detected, CS, CLK, and DI may change in any combination (except to that of a and WRAL). As soon as CS is HIGH, the device is no START condition), without resulting in any device operation (READ, WRITE, ERASE, EWEN, EWDS, ERAL, longer in the standby mode.

An instruction following a START condition will only be executed if the required amount of opcode, address and data bits for any particular instruction is clocked in.

After execution of an instruction (i.e., clock in or out of the last required address or data bit) CLK and DI become don't care bits until a new start condition is detected.

It is possible to connect the Data in and Data Out pins together. However, with this configuration it is possible precedes the READ operation, if A0 is a logic HIGH level. Under such a condition the voltage level seen at impedances of Data Out and the signal source driving for a "bus conflict" to occur during the "dummy zero" that Data Out is undefined and will depend upon the relative The higher the current sourcing capability of AQ, the higher the voltage at the Data Out pin. Ş

Data Protection

During power-up, all modes of operation are imbited until Vcc has reached 2.3 V. During power-down, the source data protection circuitry acts to inhibit all modes when Vcc has fallen below 2.3 V.

The EWEN and EWDS commands give additional proection against accidentally programming during normal

After power-up, the device is automatically in the EWDS formed before any ERASE or WRITE instruction can be executed. After programming is completed, the EWDS Therefore, an EWEN instruction must be perinstruction offers added protection against unintended data changes.

READ

The READ instruction outputs the serial data of the addressed memory location on the DO pin. A dummy zero bit precedes the 16 bit (x16 organization) or 8 bit (x8 organization) output string. The output data bits will toggle on the rising edge of the CLK and are stable after the specified time delay (TPo). Sequential read is possible when CS is held high. The memory data will automatically cycle to the next register and output sequentially.

ERASE/WRITE ENABLE AND DISABLE

(EWDS) state. All programming modes must be pre-Once the EWEN instruction is executed, programming remains enabled until an EWDS instruction is executed or Vcc is removed from the device. To protect against accidental data changes, the EWDS instruction can be used to disable all EnaseAMrite functions and should follow all programming operations. Execution of a The 83C56/66 powers up in the Erase/Write Disable beded by an Erase/Write Enable (EWEN) instruction. READ instruction is independent of both the EWEN and EWDS instructions.

ed address to the logical "1" stata. CS is brought low following the loading of the last address bit. This falling The ERASE instruction forces all data bits of the speciedge of the CS pin initiates the self-timed programming The DO pin indicates the READY/BUSY status of the device if CS is brought high after a minimum of 100 ns is still in progress. DO at logical "1" indicates that the register at the specified address has been erased and low (Tost.). DO at logical "0" indicates that programming the device is ready for another instruction.

The ERASE cycle takes 1 ms per byte maximum.

WRITE

The WRITE instruction is followed by 16 bits (or by 8 bits) After the last data bit is put on the DI pin, CS must be of data which are written into the specified address. brought low before the next rising edge of the CLK clock. This falling edge of CS initiates the self-timed auto-erase and programming cycle.

Serial Clock (CLK)

Tcs.). DO at logical "0" indicates that programming is still in progress. DO at logical "1" indicates that the

he data specified and the device is ready for another

nstruction.

The WRITE cycle takes 1 ms per byte maximum.

device if CS is brought high after a minimum of 100 ns register at the specified address has been written with

The DO pin indicates the READY/BUSY status of the

address, and data bits are clocked in on the positive ion between a master device and the 93C56/66. Opcode signe of CLK. Data bits are also clocked out on the The Serial Clock is used to synchronize the communica positive edge of CLK.

CLK can be stopped anywhere in the transmission

unviewe with respect to clock HIGH time (TCKH) and CS is HIGH, but START condition has not been sequence (at HIGH or LOW level) and can be continued clock LOW time (Tcks.). This gives the controlling master CLK is a "Don't Care" If CS is LOW (device deselected). detected, any number of clock cycles can be received by reedom in preparing opcode, address, and data.

> to the togical "1". The ERAL cycle is identical to the cycle is completely self-timed and commences at the alling adge of the CS. Clocking of the CLK pin is not necessary after the device has entered the self clocking

The ERAL instruction will erase the entire memory array ERASE cycle except for the different opcode. The ERAL

ERASE ALL

CLK cycles are not required during the self-timed WRITE (i.e., auto ERASEWRITE) cycle.

The DO pin indicates the READY/BUSY status of the

device if CS is brought high after a minimum of 100 ns

OW (TCSL).

The ERAL cycle takes 15 ms maximum.

WRITE ALL

he device without changing its status (i.e., waiting for

START condition).

of clock cycles (respectively LOW to HIGH transitions of CLK) must be provided. These clock cycles are required to clock in all required opcode, address, and data bits before an instruction is executed (see instruction set truth table). CLK and DI then become don't care inputs After detection of a start condition the specified number waiting for a new start condition to be detected.

Note: CS must go LOW between consecutive instruc-

cycle is completely self-timed and commences at the necessary after the device has entered the self clocking mode. The WRAL command does not include an automatic ERASE cycle for the device. Therefore, the WRAL instruction must be preceded by an ERAL in-

with the data specified in the command. The WRAL

The WRAL instruction will write the entire memory array talling edge of the CS. Clocking of the CLK pin is not Data in is used to clock in a START bit, opcode, address, and data synchronously with the CLK input.

Data Out (DO)

struction and the chip must be in the EWEN statua in

oth cases.

The DO pin indicates the READY/BUSY status of the device if CS is brought high after a minimum of 100 ns

he WRAL cycle takes 15 ms maximum.

<u>(188</u>).

IN DESCRIPTION Chip Select (CS)

Data Out is used in the READ mode to output data

synchronously with the CLK input (Tro after the positive edge of CLK).

HIGH after being LOW for minimum chip select LOW ime (Tost) and an ERASE or WRITE operation has This pin also provides READY/BUSY status information during ERASE and WRITE cycles. READY/BUSY status information is available on the DO pin if CS is brought

Organization (ORG)

organization is selected. When ORG is tied to Vss, the (x8) memory organization is selected. When ORG is left cetting, an internal pullup device will select the device in When ORG is connected to Vcc, the (x16) memory x16) organization.

programming cycle which is already initiated and/or in

signal. If CS is brought LOW during a program cycle, the

device will go into standby mode as soon as the pro-CS must be LOW for 100 ns minimum (Tcsu) between consecutive instructions. If CS is LOW, the internal

gramming cycle is completed.

control logic is held in a RESET status.

the device and forces it into standby mode. However, a progress will be completed, regardless of the CS mout

A HIGH level selects the device. A LOW level deselects

This pin is used for test mode only. It is recommended to connect to Vcc or Vss for normal operation.

93C56/66

O 1994 Microchip Technology Inc.

5-178

DS11180A-page 4

© 1994 Microchip Technology Inc.

5-179

TIMING DIAGRAMS (Cont.)

EWDS

જ

(x16) (x6)

O 1994 Microchip Technology Inc.

An (x16) (x6)


Address bit A7 becomes a "don,t care" (x16 mode) on 93C56.
 Address bit A8 becomes a "don,t care" (x8 mode) on 93C56.

8

READY

TIMING DIAGRAMS


SYNCHRONOUS DATA TIMING




× × · · · · · · · ·

WRITE

જ



EWEN



JS11180A-page 6

DS11180A-page 7

BUSY READY TRISTATE

(BX:)XBXPX::XFX-->--





DS11180A-page 9

NOTES

TIMING DIAGRAMS (Cont.)

ERASE

8

93C26/66

TON STANDEN


(x16) (46) - Address bit A7 becomes a "dor,! care" (x16 mode) on 93C56. -An A7 A6 - Address bit A8 becomes a "don,! care" (x8 mode) on 93C56.

TRI-STATE

8

ō

PEADY TRI-STATE



O 1994 Microchip Technology Inc.

DS11180A-page 8